

## STS8DNH3LL

# Dual n-channel 30 V - 0.018 Ω - 8 A - SO-8 low gate charge STripFET™ III Power MOSFET

#### **Features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STS8DNH3LL	30 V	< 0.022 Ω	8 A

- Optimal R<sub>DS(on)</sub> x Qg trade-off @ 4.5 V
- Conduction losses reduced
- Switching losses reduced

#### **Application**

■ Switching applications

#### **Description**

This product utilizes the latest advanced design rules of ST's proprietary STripFET™ technology which is suitable for the most demanding DC-DC converter applications where high efficiency is required.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STS8DNH3LL	8DH3LL	SO-8	Tape & reel

Contents STS8DNH3LL

## **Contents**

1	Electrical ratings 3
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data 9
5	Revision history11

STS8DNH3LL Electrical ratings

## 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (v <sub>GS</sub> = 0)	30	V
V <sub>GS</sub>	Gate- source voltage	±16	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25°C	8	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100°C	5	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	32	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25°C	2	W
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	100	mJ

<sup>1.</sup> Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-a</sub> (1)	Thermal resistance junction-ambient max	62.5	°C/W
$T_J$	Thermal operating junction-ambient	150	°C
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

<sup>1.</sup> When mounted on 1 inch<sup>2</sup> FR-4 board, 2 oz. Cu.,  $t \le 10s$ 

<sup>2.</sup> Starting  $T_J = 25$  °C,  $I_D = 6$  A

Electrical characteristics STS8DNH3LL

## 2 Electrical characteristics

 $(T_{CASE}=25^{\circ}C \text{ unless otherwise specified})$ 

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	30			٧
I <sub>DSS</sub>	Zero gate voltage Drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating			1	μΑ
I <sub>DSS</sub>	Zero gate voltage Drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> =Max rating @125°C			10	μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 16 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1			V
Basica	Static drain-source on	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.018	0.022	Ω
R <sub>DS(on)</sub>	resistance	$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$		0.020	0.025	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub>	Forward transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4 A		8.5		S
C <sub>iss</sub>	Input capacitance			857		pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$		147		pF
C <sub>rss</sub>	Reverse transfer capacitance			20		pF
Qg	Total gate charge	$V_{DD} = 15 \text{ V}, I_D = 8 \text{ A},$ $V_{GS} = 4.5 \text{ V}$		7	10	nC
Q <sub>gs</sub>	Gate-source charge			2.5		nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14)		2.3		nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time Rise time	$V_{DD}$ =15 V, $I_{D}$ =4 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ = 4.5 V (see Figure 16)		12 14.5		ns ns
t <sub>d(off)</sub>	Turn-off delay time Fall time	$V_{DD}$ =15 V, $I_{D}$ =4 A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ = 4.5 V (see Figure 16)		23 8		ns ns

Table 7. Source drain diode

Symbol	Parameter Test conditions		Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current	$V_{DD}$ =15 V, $I_{D}$ =4 A, $R_{G}$ =4.7 $\Omega$ $V_{GS}$ = 4.5 V			8	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)	V <sub>DD</sub> =15 V, I <sub>D</sub> = 4A R <sub>G</sub> =4.7 Ω V <sub>GS</sub> =4.5 V			32	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 8 A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 8 \text{ A,V}_{DD} = 15 \text{ V}$ di/dt = 100  A/µs, $T_j = 150^{\circ}\text{C}$ (see Figure 15)		15 5.7 0.76		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

Electrical characteristics STS8DNH3LL

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal resistance




Figure 4. Output characteristics

Figure 5. Transfer characteristics





Figure 6. Static drain-source on resistance

Figure 7. Normalized BV<sub>DSS</sub> vs temperature



6/12

Vgs(th) (norm)

1.1

1.0

0.9

0.8

0.7

-50

мС00290 мс00300 Vgs(V) C(pF)f=1MHz V<sub>GS</sub>=0V V<sub>DS</sub>=15V ID=8A 12 1200 9 900 6 600 300 3 10 20 30 0 40  $V_{DS}(V)$ 0 4 8 12 16 Q<sub>g</sub>(nC)

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations for Q1

Figure 10. Normalized gate threshold voltage Figure 11. vs temperature for Q1






Figure 11. Normalized on resistance vs temperature



0



**577** 

7/12

Test circuit STS8DNH3LL

### 3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped Inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



**577** 


## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

9/12

#### **SO-8 MECHANICAL DATA**

DIM.		mm.			inch	
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45	(typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S		•	8 (r	nax.)	•	•



STS8DNH3LL Revision history

## 5 Revision history

Table 8. Document revision history

Date	Revision	Changes
15-Jun-2004	1	First release
16-Jun-2008	2	Modified marking

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577